收藏本站
CS5460A
age channel’s analog input signal with respect to
the current channel’s analog input signal.
With the default setting, the phase delay on the
voltage channel signal is ~0.995 μs (~0.0215 de-
grees assuming a 60 Hz power signal). With
MCLK = 4.096 MHz and K = 1, the range of the in-
ternal phase compensation ranges from
-2.8 degrees to +2.8 degrees when the input volt-
age/current signals are at 60 Hz. In this condition,
each step of the phase compensation register (val-
ue of one LSB) is ~0.04 degrees. For values of
MCLK other than 4.096 MHz, these values for the
span (-2.8 to +2.8 degrees) and for the step size
(0.04 degrees) should be scaled by
4.096 MHz / (MCLK / K). For power line frequen-
cies other than 60Hz (e.g., 50 Hz), the values of
the range and step size of the PC[6:0] bits can be
determined by converting the above values to
time-domain (seconds), and then computing the
new range and step size (in degrees) with respect
to the new line frequency.
Unlike offset/gain calibration, the CS5460A does
not provide an automated on-chip phase calibra-
tion sequence. To calibrate the phase delay, the
phase compensation bits can be adjusted while the
CS5460A is running in ‘continuous computation
cycles’ data acquisition mode. For example, the
CS5460A can be set up to perform continuous
computations on a purely resistive load (no induc-
tance or capacitance). The PC[6:0] bits can then
be adjusted until the Energy Register value is max-
imized.
3.10 Time-Base Calibration Register
The Time-Base Calibration Register (notated as
“TBC” in Figure 3) is used to compensate for slight
errors in the XIN input frequency. External oscilla-
tors and crystals have certain tolerances. If there is
a concern about improving the accuracy of the
clock for energy measurements, the Time-Base
Calibration Register value can be manipulated to
compensate for the frequency error. Note from Fig-
ure 3 that the TBC Register only affects the value
in the Energy Register.
As an example, if the desired XIN frequency is
4.096 MHz, but during production-level testing,
suppose that the average frequency of the crystal
on a particular board is measured to actually be
4.091 MHz. The ratio of the desired frequency to
32
the actual frequency is 4.096 MHz/4.091 MHz =
~1.00122219506. The TBC Register can be set to
1.00122213364 = 0x80280C(h), which is very
close to the desired ratio.
3.11 Power Offset Register
Referring to Figure 3, note the “P off ” Register that
appears just after the power computation. This reg-
ister can be used to offset system power sources
that may be resident in the system, but do not orig-
inate from the power line signal. These sources of
extra energy in the system contribute undesirable
and false offsets to the power/energy measure-
ment results. For example, even after DC offset
and AC offset calibrations have been run on each
channel, when a voltage signal is applied to the
voltage channel inputs and the current channel is
grounded (i.e., there is zero input on the current
channel), the current channel may still register a
very small amount of RMS current caused by leak-
age of the voltage channel input signal into the cur-
rent channel input signal path. Although the
CS5460A has high channel-to-channel crosstalk
rejection, such crosstalk may not totally be elimi-
nated.) If the amount of ‘artificial’ power that might
be induced into the voltage/current channel signals
due to such crosstalk/system noise/etc. can be de-
termined, then the Power Offset Register can be
programmed to nullify the effects of this unwanted
energy.
3.12 Input Protection - Current Limit
In Figures 6, 7, 8, and 9, note the series resistor R I+
which is connected to the IIN+ input pin. This resis-
tor serves two purposes. First, this resistor func-
tions in coordination with C Idiff and/or C Idiff to form a
low-pass filter. The filter will a) remove any broad-
band noise that is far outside of the frequency
range of interest, and also b) this filter serves as
the anti-aliasing filter , which is necessary to pre-
vent the A/D converter from receiving input signals
whose frequency is higher than one-half of the
sampling frequency (the Nyquist frequency). The
second purpose of this resistor is to provide cur-
rent-limit protection for the Iin+ input pin, in the
event of a power surge or lightning surge. The role
that R I+ contributes to input filtering will be dis-
cussed in the Section 3.13. But first the current-lim-
it protection requirements for the Iin+/Iin- and
Vin+/Vin- pins are discussed.
DS487F5
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CDB5461AU BOARD EVAL & SOFTWARE CS5461A
CDB5466U BOARD EVAL & SOFTWARE CS5466 ADC
CDB5467U BOARD EVAL FOR CS5467 ADC
CDB5560-2 DEV BOARD FOR CS5560 W/SE INPUT
CDB5571-2 DEV BOARD FOR CS5571 W/SE INPUT
CDB8422 BOARD EVAL FOR CS8422 RCVR
CDB8952T BOARD EVAL FOR CS8952
CDCE906-706PERFEVM EVAL MOD PERFORMANCE CDCE906/706
相关代理商/技术参数
CDB5460AU-Z 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5460 - Bulk
CDB5461 制造商:Cirrus Logic 功能描述:EVAL BD FOR CS5461 - Bulk
CDB5461A 功能描述:EVAL BOARD FOR CS5461 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035
CDB5461AU 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5461AU-Z 制造商:Cirrus Logic 功能描述:PB-FREEEVAL BOARD FOR CS5461 WITH USB - Bulk
CDB5462 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5462 - Bulk
CDB5463U 功能描述:数据转换 IC 开发工具 Eval Bd Sngl-Phase Pow/Energy RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
CDB5463U-Z 功能描述:EVAL BOARD USB FOR CS5463 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件